**Extra Credit – Due before the date of Mid-Term 1**

1. Reduce the output SOP expressions (Q1,Q2,R1,R2) for the 4-bit Division by 3 Circuit whose Truth Table is given below using K-maps.
2. Draw the logic diagram for each of the outputs using only NAND gates.

